Physical Design Engineer

Openai
San Francisco, CA

Who this role is best for

Geared toward experienced physical design engineers comfortable with block implementation and PPA optimization, with a focus on AI and HPC domains and a full-time commitment in San Francisco.

Best fit for

  • Experienced physical design engineers with a track record in complex silicon taping out and PPA convergence.
    — “Demonstrated success in taping out complex silicon designs”
  • Candidates with strong coding and methodology development skills in Python, Bazel, and TCL.
    — “Strong coding experience with python, bazel, TCL”
  • Individuals who can co-design hardware with RTL designers and EDA vendors.
    — “Collaborate with RTL designers to drive optimal block implementation solutions”

Things to consider

  • Candidates must comply with U.S. export control laws and may need to meet specific legal status requirements.
    — “To comply with U.S. export control laws and regulations”
  • The role requires handling secure and protected information technology systems.
    — “access to secure and protected information technology systems”

How to stand out

  • Highlight experience in optimizing PPA for high-performance compute cores in your resume and interviews.
    — “Experience with optimizing PPA for high performance compute cores”
  • Showcase your ability to build and own physical design tools, flows, and methodologies.
    — “develop tools, flows and methodologies to increase team productivity”
  • Emphasize your hands-on expertise in block physical implementation and sign-off processes.
    — “Own physical implementation of floorplan blocks from floorplanning to final signoff”
Pace · Fast PacedCollaboration · HighAutonomy · MediumDecision Impact · Team

Derived from job-description analysis by Serendipath's career intelligence engine.

What success looks like

  • taped out complex silicon designs
  • developed physical design tools
Typical background
BS/MS/PhD in EE or related field4+ years of industry experience

Skills & requirements

Required

Physical DesignMethodology DevelopmentBlock Physical ImplementationPPA ConvergencePythonBazelTCLEDA ToolsASIC

Preferred

AI ChipsHpc-focused ChipsPPA Optimization

Stack & domain

PythonBazelTCLPhysical Design ToolsFlows And MethodologiesMicroarchitectureRTL DesignPhysical DesignCircuit DesignPhysical VerificationTiming ClosureIndustry-standard Tools And Flows For Physical SynthesisPNRLECPower Estimation

About the role

Original posting from Openai via Ashby

About the Team

OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. Building on efforts like Jalapeño, the team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform.

About the Role

We are seeking a highly skilled Physical Design Engineer with deep expertise in physical design and methodology. This individual contributor role sits within our physical design team and is central to delivering power, performance, and area (PPA) optimized datapath and interconnect solutions for next-generation AI accelerators.

You’ll work closely with RTL designers to define and execute on physical design strategies. You will develop tools, flows and methodologies to increase team productivity. Your work will directly impact silicon’s performance and cost efficiency, as well as the team’s execution velocity and quality.

In this role, you will:

  • Develop, build and own tools, flows and methodologies for physical implementation
  • Own physical implementation of floorplan blocks from floorplanning to final signoff
  • Collaborate with RTL designers to drive optimal block implementation solutions
  • Analyze and optimize design for timing, power, and area trade-offs, working in collaboration with EDA vendors and ASIC partners

Qualifications:

  • BS w/ 4+ or MS with 2+ years or PhD with 0-1 year(s) of relevant industry experience in physical design and methodology development
  • Demonstrated success in taping out complex silicon designs
  • Hands-on experience with block physical implementation and PPA convergence
  • Strong coding experience with python, bazel, TCL
  • Strong experience building physical design tools, flows and methodologies
  • Strong understanding of microarchitecture, RTL design, physical design, circuit design, physical verification and timing closure.
  • Deep familiarity with industry-standard tools and flows for physical synthesis, PNR, LEC and power estimation

Bonus:

  • Experience with AI or HPC-focused chips
  • Experience with optimizing PPA for high performance compute cores
  • Hands-on experience with top-level design methodologies

To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity. 

We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.

For additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement https://cdn.openai.com/policies/eeo-policy-statement.pdf.

Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.

To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form https://form.asana.com/?d=57018692298241&k=5MqR40fZd7jlxVUh5J-UeA. No response will be provided to inquiries unrelated to job posting compliance.

We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link https://form.asana.com/?k=bQ7w9h3iexRlicUdWRiwvg&d=57018692298241.

OpenAI Global Applicant Privacy Policy https://cdn.openai.com/policies/global-employee-and-contractor-privacy-policy.pdf

At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

Source: Openai careers (Ashby)

Similar roles

More roles at OpenAI