Senior Analog Mixed-Signal IC Layout Engineer

Astera Labs

Singapore

On-site

Who this role is best for

Best suited to candidates with a strong background in VLSI and computer architecture working in high-performance compute and networking standards.

Best fit for

Candidates with a focus on VLSI and computer architecture who have worked on advanced CMOS process nodes
— “working on the forefront of high-performance compute and networking standards in advanced CMOS process nodes”
Individuals with a proven track record in digital design and verification using Verilog or System Verilog
— “Real-world design and/or verification in Verilog/System Verilog”

Things to consider

The position may not be entry-level, as it emphasizes real-world systems design and verification experience
— “experience in design, verification, and validation of real-world systems”

How to stand out

Highlight experience in layout design using leading-edge methodology and tools in your resume
— “design and/or verification of blocks using leading edge methodology and tools”
Include specific projects involving high-speed interfaces like PCIe or DDR in your application materials
— “Exposure to high-speed interfaces PCIE, DDR, HBM, Serdes technologies would be great to have”
Demonstrate familiarity with Synopsys EDA tools during interviews or in your resume
— “Familiarity with Synopsys EDA tools”

Pace · Fast PacedCollaboration · MediumAutonomy · MediumDecision Impact · Team

Derived from job-description analysis by Serendipath's career intelligence engine.

What success looks like

design and/or verification of blocks using leading edge methodology and tools
hands-on experience with verilog/system verilog

Typical background

pursuing bs or ms in ee/cs or related fieldshardware engineering background with emphasis in vlsi or computer architecture

Skills & requirements

Required

Rtl Design LanguagesVerification MethodologiesScripting LanguagesSynopsys Eda Tools

Preferred

High-speed InterfacesReal-world Design And Verification

Stack & domain

VLSIComputer ArchitectureRTL DesignVerilogSystem VerilogUVMFunctional CoverageAssertionsPythonPerlC/c++High-speed InterfacesPcieDDRHBMSerdesSynopsys EDA ToolsCuriosityAbility To LearnSemiconductorASICHigh-performance ComputeNetworking StandardsAdvanced CMOS Process Nodes

About the role

Original posting from Astera Labs via Greenhouse

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
We are looking for a Analog / Mixed-Signal Layout Engineer to join our ASIC team working on the forefront of high-performance compute and networking standards in advanced CMOS process nodes. The ideal candidate will have an impeccable hardware engineering background with an emphasis on VLSI and/or computer architecture. We are looking for experience in design, verification, and validation of real-world systems. Exposure to high-speed interfaces PCIE, DDR, HBM, Serdes technologies would be great to have. Above all, curiosity and ability to learn is a must. In this position you will be responsible for design and/or verification of blocks using leading edge methodology and tools.
Basic qualifications:
Pursuing BS or MS in EE/CS or related fields.
Hardware engineering background with an emphasis in VLSI or Computer Architecture.
Exposure to Digital design or verification, VLSI design and circuits, Computer Architecture.
Required experience:
Hands-on and knowledge of RTL design languages and tools including Verilog, System Verilog.
Familiarity with verification methodologies like UVM, functional coverage, assertions.
Familiarity with any of the scripting languages Python, Perl etc and hands-on experience in C/C++.
Preferred experience:
Real-world design and/or verification in Verilog/System Verilog.
Knowledge of high-speed interfaces like PCIe, DDR, HBM, Serdes.
Familiarity with Synopsys EDA tools.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Source: Astera Labs careers (Greenhouse)